The *n*-Port Resistive Network Synthesis from Prescribed Sensitivity Coefficients

M. G. GOVINDARAJULU NAIDU, K. THULASIRAMAN, MEMBER, IEEE, AND M. N. S. SWAMY, SENIOR MEMBER, IEEE

Abstract—An investigation of the relationship between the sensitivity coefficients and the K-matrix of n-port networks is presented. The results available on the K-matrix and the adjoint network approach for sensitivity computations will form the basis of the discussions.

THE P-MATRIX

CONSIDER a resistive *n*-port network *N*. Let $\hat{g} = \{g_i\}$ denote the column matrix of edge conductances of *N*. We shall denote by $\hat{g}_0 = \{g_i^0\}$ the nominal value of \hat{g} . The sensitivity coefficient matrix $P = [p_{ij}]$ with respect to the *Y*-matrix of *N* will be defined as follows:

$$p_{ij} = \frac{\partial y_{ii}}{\partial g_i} \left| \hat{g} = \hat{g}_0 \right|$$
(1)

where y_{ii} is the short-circuit driving-point admittance across port *i* of *N*. p_{ij} will be referred to as the sensitivity coefficient of y_{ii} with respect to the conductance g_j .

It may be seen that the matrix P is of order $n \times e$, where e is the number of edges in N. Without any loss of generality the graph of the network N may be assumed to be complete by permitting edges with zero admittances.

It follows from the results of [1], [2] that

$$\frac{\partial y_{ij}}{\partial g_k} \left| \hat{g} = \hat{g}_0 = (v_k^{\ j})(v_k^{\ i}) \right. \tag{2}$$

where $v_k^{j}(v_k^{i})$ is the voltage across conductance g_k when port j(i) is excited with a source of unit voltage and all the other ports are short-circuited. This is illustrated in Fig. 1. Hence we get

$$p_{ik}|\hat{g} = \hat{g}_0 = (v_k^{\ i})^2 \tag{3}$$

as a consequence of the no amplification property of resistive networks $p_{ik} \leq 1$.

Let the port configuration T of N be in p parts T_1, T_2, \dots, T_p . Let the set of vertices in T_i be denoted by V_i . Let T_0 be a tree of N such that $T \subset T_0$. We shall denote by q_i the *f*-cutset of N with respect to the branch of T corresponding to the port *i*. If port *i* is in T_k , it may be seen from (3)



Fig. 1. (a) Resistive *n*-port network N excited by unit voltage source at port j with all other ports shorted. (b) Resistive *n*-port being excited by unit voltage source at port i with all other ports shorted.

that for any vertices $r, s \in V_k$

$$\frac{\partial y_{ii}}{\partial g_{rs}} \left| \hat{g} = \hat{g}_0 \right| = \begin{cases} 1, & \text{if } e_{rs} \in q_i \\ 0, & \text{if } e_{rs} \notin q_i \end{cases}$$
(4)

where e_{rs} is the edge connecting vertices r and s, and g_{rs} , is the conductance of e_{rs} .

In view of (4), the matrix P can be partitioned as follows:

$$P = \begin{bmatrix} P_A & P_B \end{bmatrix}$$

where

$$P_{A} = \begin{bmatrix} P_{1} & 0 & 0 & 0 & \cdots & 0 \\ \hline 0 & P_{2} & 0 & 0 & \cdots & 0 \\ \hline \cdots & \cdots & \cdots & \cdots & 0 \\ \hline \cdots & \cdots & \cdots & \cdots & \cdots \\ \hline 0 & 0 & 0 & 0 & \cdots & P_{i} & \cdots & 0 \\ \hline \cdots & \cdots & \cdots & \cdots & \cdots & \cdots \\ \hline 0 & 0 & 0 & 0 & \cdots & 0 & \cdots & P_{p} \end{bmatrix}$$

with a) the rows of P_i $(i = 1, 2, \dots, p)$ corresponding to the ports in T_i and the columns corresponding to the conductances g_{rs} , where the vertices $r, s \in V_i$, and b) the columns of P_B corresponding to the conductances g_{rs} where $r \in V_k$ and $s \in V_j$, $k \neq j$.

It may be seen that P_i is the *f*-cutset matrix with respect to T_i of the complete graph on the vertices of V_i . Hence given any *P*-matrix, each T_i and hence the port configuration of N can be determined.

M. G. Govindarajulu Naidu and K. Thulasiraman are with the Department of Electrical Engineering, Indian Institute of Technology, Madras-600036, India.

Professor M. N. S. Swamy is with the Department of Electrical Engineering, Sir George Williams University, Montreal-107, Canada. Manuscript received November 14, 1972, revised November 25, 1974.



Fig. 2. The (p + 1) distinct vertices of network N when port $i \in T_k$ is excited by unit voltage source with all other ports shorted.

RELATION BETWEEN P- AND K-MATRICES

It may be recalled [3], [4] that the (i,j) entry k_{ij} of the *K*-matrix, called the potential factor of port *j* with respect to port *i*, is defined as equal to the potential of the positive reference terminal of port *j* with respect to the negative reference terminal of port *i*, when port *i* is excited with a source of unit voltage and all the other ports are shortcircuited. Further if port *i* is in T_k and is excited with unit voltage and all the other ports are short-circuited, then the potentials of all the ports in any T_m , $m \neq k$, with respect to the negative reference terminal of port *i* will be equal. Hence the potential factors of all the ports in T_m , with respect to port *i* will be equal. Let the common value of these potential factors be denoted by \overline{K}_{im} . It can be easily shown [4] that after rearranging its rows and columns, the *K*-matrix can be partitioned as

$$K = \begin{bmatrix} K_{11} & K_{12} & \cdots & K_{1p} \\ K_{21} & K_{22} & \cdots & K_{2p} \\ \cdots & \cdots & \cdots \\ K_{p1} & K_{p2} & \cdots & K_{pp} \end{bmatrix}$$

where

- a) the rows and columns of K_{ij} correspond to the ports in T_i and T_j , respectively;
- b) each submatrix K_{ii} consists of 1's and 0's only and is uniquely specified by the configuration of T_i ;
- c) all the entries in any row of K_{qm} will be equal, and
- d) the potential factors \overline{K}_{im} , for all $i \in T_q$, completely specify K_{qm} .

Theorem

Given the *P*-matrix of an *n*-port network N, the port configuration T and the *K*-matrix of N can be uniquely determined.

Proof

The submatrix P_i of the given *P*-matrix, as mentioned earlier, completely specifies the configuration of T_i and hence the submatrix K_{ii} of the required K-matrix. Thus given P, the K_{ii} submatrices of the K-matrix can be obtained.

Let port $i \in T_k$, of the *n*-port network N be excited with unit voltage and all the other ports be short-circuited. Then there will be (p + 1) distinct vertices in the network N as shown in Fig. 2. The set of ports in T_m is represented in Fig. 2 by the vertex m. The potential of this vertex with respect to the negative reference terminal of port i is equal to \overline{K}_{im} . Consider the entry in the *i*th row of P corresponding to any conductance connecting the negative reference terminal of port i and a vertex in the set V_m . Since by (3) this entry is equal to $(\overline{K}_{im})^2$, we can easily evaluate \overline{K}_{im} . Thus all the potential factors \overline{K}_{im} , $m = 1, 2, \dots, p$, $m \neq k$, may be evaluated using the entries in row i of P. Repeating this for all the ports in T_k , the submatrix K_{km} of the required *K*-matrix can be determined.

Thus we see from the given matrix all the K_{ii} and K_{ij} , $j \neq i$ submatrices of the K-matrix can be obtained and hence the theorem.

Since the procedures for realizing (whenever possible) a resistive *n*-port network having a prescribed K-matrix is already available, realization of a P-matrix may be considered complete with the determination of the relevant K-matrix from the given P-matrix. The procedures given in [5] for the special case of (n + 2)-node networks or the general procedures given in [4] may then be followed to realize the K-matrix. If the K-matrix derived from a given P-matrix is not realizable, then the P-matrix itself is not realizable. Simple necessary and sufficient conditions to test the realizability of a P-matrix are not given here, since such conditions are not available in the case of a K-matrix too.

Though the discussions in [4] and [5] are restricted to n-port networks having no internal vertices, the procedures given in these papers can be easily extended to networks with internal vertices by defining potential factors for all internal vertices too as is done in [6].

EXAMPLE

Let it be required to realize the matrix given below as the *P*-matrix of a 4-port network constructed on the resistive



Fig. 3. Resistive network for the example.



Fig. 4. Port configuration of 4-port network constructed on resistive network of Fig. 3.

network shown in Fig. 3:

<i>P</i> =	<i>g</i> ₁₂ 1	$\begin{array}{c} g_{13} \\ 1 \end{array}$	$\begin{array}{c} g_{23} \\ 0 \end{array}$	<i>g</i> ₄₅ 0	<i>g</i> ₄₆ 0	<i>g</i> ₅₆ 0	$g_{14} = \frac{9}{25}$	g_{15} $\frac{9}{25}$	g_{16} $\frac{9}{25}$	$g_{24} = \frac{4}{25}$	$g_{25} = \frac{4}{25}$	$g_{26} = \frac{4}{25}$	$g_{34} = \frac{4}{25}$	g_{35}	$g_{36} = \frac{4}{25}$	
	0	1	1	0	0	0	4	4	4	 1	<u></u>	4	1	4	4	
	0	0	0	1	1	0	4 25	9 25	9 25	$\frac{4}{25}$	9 25	<u>9</u> 25	4 25	$\frac{9}{25}$	<u>9</u> 25	.
	0	0	0	0	1	1	<u>9</u> 100	<u>9</u> 100	$\frac{49}{100}$	<u>9</u> 100	9 100	1 <u>49</u> 1 100	$\frac{9}{100}$	$\frac{9}{100}$	<u>49</u> 100	

Partitioning the matrix P as indicated, it may be shown easily that the port configuration of the 4-port network will be as in Fig. 4. Let $V_1 = \{1,2,3\}$, and $V_2 = \{4,5,6\}$. The entry in the first row and the column corresponding to the conductance g_{14} is equal to $(\overline{K}_{12})^2$. Hence we get $\overline{K}_{12} =$ $k_{13} = k_{14} = 0.60$. Similarly, \overline{K}_{22} , \overline{K}_{31} , and \overline{K}_{41} can be obtained from the relevant entries in the columns corresponding to the conductances g_{24} , g_{14} , g_{15} , respectively. Thus we get $\overline{K}_{22} = k_{23} = k_{24} = 0.50$; $\overline{K}_{31} = k_{31} =$ $k_{32} = 0.40$; and $\overline{K}_{41} = k_{41} = k_{42} = 0.30$. The K-matrix of the required 4-port network is then equal to

$$K = \begin{bmatrix} 1.0 & 1.0 & 0.60 & 0.60 \\ 0 & 1.0 & 0.50 & 0.50 \\ \hline 0.40 & 0.40 & 1.0 & 1.0 \\ 0.30 & 0.30 & 0 & 1.0 \end{bmatrix}.$$

Using the procedure given in [4], the conductances $(g_{ij})_p$ of a pading 4-port network N_p having the foregoing K-matrix can be obtained as

$$G_{p} = \operatorname{diag} \{g_{12} \ g_{13} \ g_{14} \ g_{15} \ g_{16} \ g_{23} \ g_{24} \ g_{25} \ g_{26} \ g_{34}$$
$$g_{35} \ g_{36} \ g_{45} \ g_{46} \ g_{56}\}_{p}$$
$$= \operatorname{diag} \{-8 \ -40 \ 48 \ 8 \ 24 \ -10 \ 12 \ 2 \ 6 \ 60 \ 10 \ 30$$
$$-12 - 36 \ -6\}_{r}.$$

The conductances of a suitable network of departure N_d can then be obtained (using (11) and (12) of [5]) as

 $G_d = \operatorname{diag} \{g_{12} \, g_{13} \, g_{14} \, g_{15} \, g_{16} \, g_{23} \, g_{24} \, g_{25} \, g_{26} \, g_{34}$

g35 g36 g45 g46 g56}a

= diag {22 45 6 -8 2 17 -11 -2 13 5 10 -15

20 40 15}

The parallel combination N of N_p and N_d will contain no negative conductances and will realize the matrix K and hence the matrix P. The conductances of N are given by

$$G = \text{diag} \{ g_{12} \, g_{13} \, g_{14} \, g_{15} \, g_{16} \, g_{23} \, g_{24} \, g_{25} \, g_{26} \, g_{34} \, g_{35} \}$$

 $g_{36} g_{45} g_{46} g_{56} \}_N$

= diag {14 5 54 0 26 7 1 0 19 65 20 15 8 4 9}_N.

CONCLUSION

In conclusion, it may be pointed out that the adjoint network approach for computation of sensitivities has helped in discovering the interesting relationship that exists between the sensitivity coefficients and the K-matrix. This relationship was not obvious when the K-matrix was first introduced.

We now indicate the applicability of the results of this paper to the problem of design of minimum sensitivity resistive *n*-port networks.

Given the matrix Y, each edge conductance g_{ii} of a network realizing Y can be expressed as [4]

$$g_{ij} = f_{ij}(K_1, K_2, \cdots, K_1; S_1, S_2, \cdots, S_m)$$
 (5)

where K_i 's are elements of the K-matrix and S_i 's are quantities related to the network required.

A significant feature of (5) is that f_{ij} is a linear combination of S_i 's for a given choice of K_i 's.

The problem of minimum sensitivity resistive n-port network design is to minimize

$$\phi = \sum_{r,s} \sum_{i,j} \left| \frac{g_{ij}}{y_{rs}} \cdot \frac{\partial y_{rs}}{\partial g_{ij}} \right|^2$$
(6)

subject to

$$g_{ij} \ge 0,$$
 for all i,j (7a)

 $S_i \geq 0$, for all $i = 1, 2, \cdots, m$ (7b)

 $0 < K_i < 1$, for all $i = 1, 2, \dots, 1$. (7c)

Each term in ϕ is the square of the magnitude of the normalized sensitivity of transfer function y_{rs} with respect to conductance g_{ij} . Note that normalized sensitivity is different from the sensitivity coefficient defined in the paper.

It can be seen from the results of the paper that $\partial y_{rs}/\partial g_{ii}$ is a function of K_i 's only. Hence ϕ is a function of K_i 's and S_i 's. The aforementioned problem can be solved using an existing nonlinear programming technique [7].

We wish to point out that for a given choice of K_i 's, ϕ is quadratic in S_i 's, since each g_{ij} is then a linear combination of S_i 's. One may be able to take advantage of this fact in finding K_i 's and S's which minimize ϕ .

References

- S. W. Director and R. A. Rohrer, "Automated network design— The frequency domain case," *IEEE Trans. Circuit Theory*, vol. CT-16, pp. 330-337, Aug. 1969.
 S. W. Director and R. A. Rohrer, "On the design of resistance *n*-port networks by digital computer," *IEEE Trans. Circuit Theory*, vol. CT 16, pp. 227 246 Avr. 1969.
- vol. CT-16, pp. 337-346, Aug. 1969.
 [3] A. Lempel and I. Cederbaum, "K-matrix of n-port networks— Analysis and synthesis," *IEEE Trans. Circuit Theory*, vol. CT-16, Vol. CT-16, No. 2010. Nov. 1969, pp. 471–483. P. Subbarami Reddy and K. Thulasiraman, "Analysis and synthesis
- of the K- and Y-matrices of resistive n-port networks," presented at the Asilomar Conf. on Circuits and Systems, Monterey, Calif., Nov. 1971.
- [5] P. Subbarami Reddy, V. G. K. Murti, and K. Thulasiraman, "Realisation of modified cut-set matrix and applications," *IEEE*
- [6] M. N. S. Swamy and K. Thulasiraman, "Realisations of the A-matrix of R.L.C. networks," presented at the 1971 IEEE Int. Symp. on Circuit Theory, London, England, Sept. 1971.
 [7] G. Hadley, Nonlinear and Dymanic Programming. London, England: Addison-Wesley.



M. G. Govindarajulu Naidu was born in Aragonda (Chittoor District), Andhra Pradesh, India, on July 1, 1938. He received the B.E. degree in electrical engineering from Sri Venkateswara University in 1960 and the M.E. degree (Honors) in control systems engineering from the University of Roorkee, Roorkee, India, in 1967.

He worked as Junior Electrical Engineer, from 1960 to 1963 on the Andra Pradesh State Electricity Board. He was a Lecturer in

the Electrical Engineering Department at Government Engineering College, Anantapur, from 1963 to 1964, and a Technical Teacher's Trainee (sponsored by the Indian government) at the University of Roorkee, from 1964 to 1967. He served as Head of the Electrical Engineering Section in the Department of Technical Education for the government of Andhra Pradesh, from 1967 to 1971. Since 1971, he has been working for the Ph.D. degree in electrical engineering at the Indian Institute of Technology, Madras. His current research interests are networks and systems theory and graph theory.



K. Thulasiraman (M'72) was born in Ammayappan, Tamil Nadu, India, on June 9, 1942. He received the B.E. and M.Sc. degrees in electrical engineering from the University of Madras, Madras, India, in 1963 and 1965, respectively, and the Ph.D. degree in electrical engineering from the Indian Institute of Technology (I.I.T.), Madras, in 1968.

In September, 1965, he joined the Department of Electrical Engineering at the I.I.T. From September 1970 to May 1972, he was

a Post-doctoral Fellow at Sir George Williams University, Montreal, Canada, Since June 1973, he has been with the Computer Center of the I.I.T. where he is presently an Associate Professor. His current research interests are in the area of networks and systems theory, graph theory, and combinatorial mathematics.



M. N. S. Swamy (S'59-M'62-SM'74) was born on April 7, 1935. He received the B.Sc. (Honors) degree in mathematics from Mysore, India, in 1954, the Diploma in electrical communication engineering from the Indian Institute of Science, Bangalore, in 1957, and the M.Sc. and Ph.D. degrees in electrical engineering from the University of Saskatchewan, Saskatoon, Saskatchewan, Canada, in 1960 and 1963, respectively.

He worked as a Senior Research Assistant at the Indian Institute of Science until 1959, when he began graduate study at the University of Saskatchewan. In 1963, he returned to India to work at the Indian Institute of Technology, Madras. From 1964 to 1965, he was an Assistant Professor of Mathematics at the University of Saskatchewan. He has also taught as Professor of Electrical Engineering at Nova Scotia Technical College, Halifax, and the University of Calgary, Calgary, Alberta, Canada. He is now Chairman of the Department of Electrical Engineering, Concordia University, Montreal, Canada. He has published a number of papers on number theory, semiconductor circuits, control systems, and network theory. He is also an Associate Editor of the Fibonacci Quarterly.