Announcements/Reminders

- HW 5: due Tuesday.
- Lab 4: due in 2 weeks. Don’t wait!
The Next Step: Demand Paged Virtual Memory

- Up to now, the virtual address space of a process fits into memory, and we assumed it was all in memory.

- OS illusions:
  1. Treat disk (or other backing store) as a much larger, but much slower main memory.
  2. Analogous to the way in which main memory is a much larger, but much slower, cache or set of registers.

- The illusion of an infinite virtual memory enables:
  1. A process to be larger than physical memory.
  2. A process to execute even if all of the process is not in memory.
  3. More processes than fit in memory to run concurrently.
Demand Paged Virtual Memory

- Demand Paging uses memory as a cache for the disk.

- The page table (memory map) indicates if the page is on disk or memory using a valid bit.

- Once a page is brought from disk into memory, the OS updates the page table and the valid bit.

- For efficiency reasons, it only makes sense that memory accesses reference pages that are in memory the vast majority of the time.
  - Otherwise... the effective memory access time will approach that of the disk.

- **Key Idea:** Locality—the working set size of a process must fit in memory, and must stay there. (90/10 rule.)
Demand Paged Virtual Memory: Example
When to load a page?

- **At process start time:** the virtual address space must be no larger than the physical memory.

- **Overlays:** application programmer indicates when to load and remove pages.
  - Allows virtual address space to be larger than physical address space
  - Difficult to do and is error-prone

- **Request paging:** process tells an OS before it needs a page and when it is done with a page.
When to load a page?

- **Demand paging**: OS loads a page the first time it is referenced.
  - May remove a page from memory to make room for the new page
  - Process must give up the CPU while the page is being loaded
  - *Page-fault*: interrupt that occurs when an instruction references a page that is not in memory.

- **Pre-paging**: OS guesses in advance which pages the process will need and pre-loads them into memory
  - Allows more overlap of CPU and I/O if the OS guesses correctly.
  - If the OS is wrong \(\Rightarrow\) page fault
  - Errors may result in removing useful pages.
  - Difficult to get right due to branches in code.
Implementation of Demand Paging

- A copy of the entire program must be stored on disk. (Why?)
- Valid bit in page table indicates if page is in memory.
  1: in memory; 0: not in memory (either on disk or bogus address)
- If the page is not in memory, trap to the OS on first the reference
- The OS checks that the address is valid. If so, it:
  1. Selects a page to replace (page replacement algorithm)
  2. Invalidates the old page in the page table
  3. Starts loading new page into memory from disk
  4. Context switches to another process while I/O is being done
  5. Receives an interrupt when page is loaded in memory
  6. Updates the page table entry
  7. Continues faulting process (why not continue current process?)
Swap Space

- What happens when a page is removed from memory?
  - If the page contained code, we could simply remove it. Why?
  - If the page contained data, we need to save the data so that it can be reloaded if the process it belongs to refers to it again.
  - *Swap space*: A portion of the disk is reserved for storing pages that are evicted from memory

- At any given time, a page of virtual memory might exist in one or more of:
  - The file system
  - Physical memory
  - Swap space

- Page table must be more sophisticated so that it knows where to find a page
Performance of Demand Paging

- Theoretically, a process could access a new page with each instruction.
- Fortunately, processes typically exhibit *locality of reference*
  - **Temporal locality:** if a process accesses an item in memory, it will tend to reference the same item again soon.
  - **Spatial locality:** if a process accesses an item in memory, it will tend to reference an adjacent item soon.
- Let \( p \) be the probability of a page fault (\( 0 \leq p \leq 1 \)).
- Effective access time = \((1 - p) \times \text{ma} + p \times \text{page fault time}\)
  - If memory access time is 200 ns and a page fault takes 25 ms
    - Effective access time = \((1 - p) \times 200 + p \times 25,000,000\)
    - If we want the effective access time to be only 10% slower than memory access time, what value must \( p \) have?
Performance of Demand Paging

- If memory access time is 200 ns and a page fault takes 25 ms

- Effective access time = \( (1 - p) \times 200 + p \times 25,000,000 \)

- If we want the effective access time to be only 10% slower than memory access time, what value must \( p \) have?

\[
220 = (1 - p) \times 200 + p \times 25,000,000
\]
\[
220 = 200 - 200p + 25,000,000p
\]
\[
220 = 200 + 24,999,800p
\]
\[
20 = 24,999,800p
\]
\[
0.000008 = p
\]

Page fault is acceptable 1 time in 1,250,000 addresses
Updating the TLB

- In some implementations, the hardware loads the TLB on a TLB miss.

- If the TLB hit rate is very high, use software to load the TLB
  
  1. Valid bit in the TLB indicates if page is in memory.
  2. on a TLB hit, use the frame number to access memory
  3. trap on a TLB miss, the OS then
     (a) checks if the page is in memory
     (b) if page is in memory, OS picks a TLB entry to replace and then fills it in the new entry
     (c) if page is not in memory, OS picks a TLB entry to replace and fills it
         in as follows:
            i. invalidates TLB entry
            ii. perform page fault operations as described earlier
            iii. updates TLB entry
            iv. restarts faulting process
Updating the TLB

... All of this is still functionally transparent to the user.
Making Page Faults Transparent

How does the OS transparently restart a faulting instruction?

- Need hardware support to save
  1. the faulting instruction,
  2. the CPU state.

- What about instructions with side-effects? (CISC)
  - \texttt{mov a, (r10)+} : moves \texttt{a} into the address contained in register 10 and increments register 10.

- Solution: unwind side effects
Transparent Page Faults

- Block transfer instructions where the source and destination overlap can’t be undone.

- Solution: check that all pages between the starting and ending addresses of the source and destination are in memory before starting the block transfer.
Page Replacement Algorithms

On a page fault, we need to choose a page to evict

**Random:** amazingly, this algorithm works pretty well.

**FIFO:** First-In, First-Out. Throw out the oldest page.
Simple to implement, but the OS can easily throw out a page that is being accessed frequently.

**MIN:** (a.k.a. OPT) Look into the future and throw out the page that will be accessed farthest in the future (provably optimal [Belady’66]). Problem?

**LRU:** Least Recently Used. Approximation of MIN that works well if the recent past is a good predictor of the future. Throw out the page that has not been used in the longest time.
Example: FIFO

3 page Frames
4 virtual Pages: A B C D
Reference stream: A B C A B D A D B C B

FIFO: First-In-First-Out

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults?
**Example: FIFO**

**FIFO:** First-In-First-Out

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td>B</td>
<td>B</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td>C</td>
<td>C</td>
<td>C</td>
<td>B</td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults? 7
**Example: MIN**

**MIN**: Look into the future and throw out the page that will be accessed farthest in the future.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults?
Example: MIN

**MIN**: Look into the future and throw out the page that will be accessed farthest in the future.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td>B</td>
<td>B</td>
<td></td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B</td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults? 5
**Example: LRU**

**LRU:** Least Recently Used. Throw out the page that has not been used in the longest time.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults?
Example: LRU

**LRU:** Least Recently Used. Throw out the page that has not been used in the longest time.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>A</th>
<th>B</th>
<th>D</th>
<th>A</th>
<th>D</th>
<th>B</th>
<th>C</th>
<th>B</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td></td>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td>B</td>
<td>B</td>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td>C</td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td>D</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Number of page faults? 5
Example: LRU

When will LRU perform badly?

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Example: LRU

When will LRU perform badly?

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>frame 1</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>C</td>
<td>C</td>
<td>C</td>
<td>B</td>
<td>B</td>
<td>B</td>
</tr>
<tr>
<td>frame 2</td>
<td>B</td>
<td>B</td>
<td>B</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>D</td>
<td>D</td>
<td>D</td>
<td>C</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>frame 3</td>
<td>C</td>
<td>C</td>
<td>C</td>
<td>B</td>
<td>B</td>
<td>B</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>A</td>
<td>D</td>
<td></td>
</tr>
</tbody>
</table>
Summary

Benefits of demand paging:

- Virtual address space can be larger than physical address space.

- Processes can run without being fully loaded into memory.
  - Processes start faster because they only need to load a few pages (for code and data) to start running.
  - Processes can share memory more effectively, reducing the costs when a context switch occurs.

- A good page replacement algorithm can reduce the number of page faults and improve performance.
Next Time

- More on page replacement algorithms ...