

An accurate performance model of shared buffer ATM switches under hot spot traffic

M. Saleh^a, M. Atiquzzaman^{b,*}

^a*School of Computer Science and Computer Engineering, La Trobe University, Melbourne 3083, Australia*

^b*Department of Electrical and Computer Engineering, University of Dayton, Dayton, OH 45469-0226, USA*

Received 12 August 1998; received in revised form 1 December 1998; accepted 1 December 1998

Abstract

Asynchronous transfer mode (ATM) switches based on shared buffering are known to have better performance and buffer utilization than input or output queued switches. Shared buffer switches do not suffer from head of line blocking which is a problem in simple input buffering. Shared buffer switches have previously been studied under uniform and unbalanced traffic patterns. However, due to the complexity of the model, the performance of such a switch, in the presence of a single hot spot, has not been fully explored. In this article, we develop a model for a multistage ATM switch constructed of shared buffer switching elements and operating under a hot spot traffic pattern. The model is used to study the switch performance in terms of the throughput, cell delay, cell loss probability and the optimal buffer size. © 1999 Elsevier Science B.V. All rights reserved.

Keywords: Asynchronous transfer mode; Broadband ISDN; Switching elements; Performance evaluation; High speed networks

1. Introduction

In the recent years, Broadband ISDN (B-ISDN) has received increasing attention for its capability to provide a wide variety of services like video communication, graphic applications, and high-speed data communications. One of the most promising approaches for B-ISDN is the asynchronous transfer mode (ATM). Among the proposed architectures for ATM switching fabrics, multistage switches have attracted a great deal of research interests due to the features they offer, such as modularity and decentralized routability, which make them ideal for VLSI implementation of packet driven structures such as large computer communication networks and ATM switches in the B-ISDN network.

A blocking type of multistage switch suffers from cells contending for the same outlet within the switch which results in a loss in the performance of the switch. Switches based on Delta, Omega, and Banyan networks are examples of blocking types of switches. One technique to enhance the performance of multistage switches in using internal buffering. The cells losing contentions at the switching elements (SE) are stored in the buffers in the SEs. The location of buffers in an SE is crucial in the throughput, delay, and cost

of the switch. Input, output, and shared buffering are among the types of internal buffering whose performances have been widely studied by researchers in multiprocessors systems [1–3] and communications networks [4–11].

Turner [9] developed a model for a multistage switch with shared buffer SEs under uniform output traffic distribution. His model assumes independence between buffer slots, and uses local flow control to avoid cell loss inside the switch. His model was extended by Monterosso [10] and Bianchi [12] for more accurate models. A model for a switch using shared buffer SEs operating under a uniform traffic pattern, and global flow control policy has been reported in Ref. [11]. Gianatti and Pattavina [13] studied shared buffer switches with non-uniform traffic patterns. However, they divide the outputs so that a group of outputs are hot and the rest are cold. The model is not suitable to study switches with a single hot output. A single hot output occurs when one of the switch outputs becomes more popular than the others. Earlier studies on simulation have shown the detrimental effect of hot spots on the performance of shared buffer switches.

The objective of this article is to study the performance characteristics of shared buffer ATM switches with a single hot output. We develop an analytical model for a multistage ATM switch with *local flow control* and compare our results with simulation. The article is organized as follows. In Section 2, we describe the modeling assumptions and single

* Corresponding author. Tel.: + 1-937-229-3183; fax: + 1-937-229-4529.

E-mail address: atiq@ieee.org (M. Atiquzzaman)




Fig. 1. An 8 × 8 Delta-2 MIN with single hot spot at output 0.

hot spot model. In Section 4, we examine our model with some numerical examples, and compare the results with the simulation. Concluding remarks and further possible work are given in Section 5.

2. Shared buffer delta switch

A Delta- d switch with N inlets and N outlets consists of k stages of $d \times d$ SEs such that $N = d^k$. In this article, we number the stages from 1 to k where the stage at the input to the switch is referred to as stage 1. There exists only one path between each input and output of the switch, and each stage of the switch consists of N/d SEs. At stage i of single hot spot Delta switch, there are i types of SEs which carry different mixtures of hot and/or cold traffics [3]. A hot spot Delta-2 switch is illustrated in Fig. 1.

We apply the following assumptions regarding the switch and its operation:

- Each SE is of size $d \times d$ and contains B buffers which are shared by the d inlets and d outlets of the SE.
- The switch operates synchronously, i.e. cells are submitted to the switch at the beginning of the time slots.
- *Destination tag* is used to route a cell. A routing conflict inside the switch is resolved randomly, i.e. if two or more cells are destined to the same outlet, one is chosen at random.
- The probability of a cell arriving at a switch input and being destined to the *hot* output (p_h) or to any one of the $N - 1$ *cold* outputs (p_c) is given by:

$$p_h = \rho \left(f_h + \frac{1 - f_h}{N} \right), \quad p_c = \rho \left(\frac{1 - f_h}{N} \right),$$

$$p_h + (N - 1)p_c = \rho, \tag{1}$$

where ρ is the probability of a cell arriving at any input of the switch during a cycle, and f_h the fraction of the hot traffic.

- A local acknowledgment [9] flow control is assumed to prevent any cell loss inside the Delta switch.
- There is no *blocking* at an output of the switch, i.e. an output can always accept a cell.

We model each SE by a Markov chain representing the distribution of the hot and cold cells stored in the B buffers of the SE. The *state* of an SE is represented by a pair (h, c) where h is the number of cells destined to the hot outlet of the SE and c is the number of cells destined to the other $d - 1$ cold outlets of the SE. We label the hot switch at any stage as a *type 1* SE. An SE is of *type i* if it is fed by a type $i - 1$ SE in the previous stage (Fig. 1). It has been shown in [3] that stage i will have i different types of SEs and $i + 1$ different traffic rates at its outlets.

The following notations will be used in the model.

$\pi_{i,r}(h1, c1)$: Steady state probability that a type r SE at stage i is in state $(h1, c1)$.

$\pi_{i,r}(h1, c1, h3, c3)$: Steady state probability that a type r SE at stage i makes a transition from state $(h1, c1)$ to state $(h3, c3)$, by forwarding $h1 - h3$ cells through its hot outlet, and $c1 - c3$ cells through its $d - 1$ cold outlets.

$\sigma_{i,r}(h1, c1, h2, c2)$: Steady state probability that a type r SE at stage i makes a transition from state $(h1, c1)$ to state $(h2, c2)$, by receiving $h2 - h1$ cells destined to its hot outlet, and $c2 - c1$ cells destined to its $d - 1$ cold outlets.

$a_{i,r}$: Probability that a cell is ready to enter a type r SE at stage i .

$b_{i,r,x}$: Probability that a successor of a type r SE at stage i ratifies the type x outlet of the SE, given that a cell was submitted to the successor through outlet x during the same cycle. x is of either type *hot* or *cold* outlet.

$Y_d(r, s)$: Probability that s cells in an SE are destined to r distinct outlets of that SE. s is the sum of hot and cold cells in state (h, c) .

$u_{i,r,j}$: Probability that a cell in a type r SE at stage i is destined to its j th outlet, where $1 \leq j \leq d$.

$\theta_{i,r}(h1, c1, h2, c2)$: Probability that an SE is in state $(h2, c2)$, in the current cycle, given that it was in state $(h1, c1)$ in the previous cycle.

B : Total buffer space in an SE.

Our objective is to calculate the steady state vector $\Pi_{i,r}$ for every type r SE at all of the stages where:

$$\Pi_{i,r} = [\pi_{i,r}(h, c)], \quad h = 0, \dots, B; \quad c = 0, \dots, B - h.$$

Our merits of measurement, viz. the throughput, cell loss, and delay can then be derived from them. In a steady state condition, the Markov chain model can be described as:

$$\pi_{i,r}(h2, c2) = \sum_{h1=0}^B \sum_{c1=0}^{B-h1} \pi_{i,r}(h1, c1) \theta_{i,r}(h1, c1, h2, c2), \quad (2)$$

where

$$\begin{aligned} \theta_{i,r}(h1, c1, h2, c2) &= \sum_{w=\max(0, h2-h1)}^{w_m} w_m \sum_{s=\max(0, c2-c1)}^{s_m} s_m \sigma_{i,r}(h1, c1, h1+w, \\ & c1+s) \tau_{i,r}(h1, c1, h2-w, c2-s), \end{aligned} \quad (3)$$

where

$$w_m = \min(d, h2, B - (h1 + c1), h2 - h1 + 1)$$

$$s_m = \min(d, c2, B - (h1 + c1) - w, d - 1 + c2 - c1).$$

$$\begin{aligned} \tau_{i,r}(h1, c1, h3, c3) &= \beta(\min(1, h1), h1 - h3, b_{i,r,hot}) \\ & \times \sum_{l=c1-c3}^{d-1} Y_{d-1}(l, c1) \beta(l, c1 - c3, b_{i,r,cold}) \end{aligned} \quad (4)$$

where d is the number of inlets and outlets of an SE. As we assume that the cold traffic of an SE is distributed uniformly over all $d - 1$ outlets of an SE, we can use Y_d formula derived in Ref. [12]:

$$\begin{aligned} Y_d &= \binom{d}{c} \frac{\gamma(s-c, c)}{\gamma(s, d)}, \\ \gamma(s, d) &= \binom{s+d-1}{s}. \end{aligned} \quad (5)$$

Y_d is independent of SE type and stage, and so it can be calculated once and used for the rest of calculations.

$b_{i,r,x}$, the probability that a cell sent through an outlet of type x of SE $_{i,r}$ is accepted by its next stage depends on the stage and type of the SE. The value of $b_{i,r,x}$ depends on whether it is being calculated at the last stage of the switch or any of the other stages as shown later. Note that last stage is different from the other stages in the sense that there is no blocking at the output of the last stage.

1. $i = k$: As there is no blocking at the outputs of the switch, the probability $b_{i,r,x}$ of acceptance of an offered cell at stage k is equal to 1.
2. $I < k$: An offered cell to a particular outlet of an SE is definitely accepted by its successor SE, if there are at least d buffers in the successor SE, or the total number of cells that are offered to other $d - 1$ inlets of the successor SE are less than the available buffers in that SE. Otherwise, only a fraction of cells are acknowledged.

$$\begin{aligned} b_{i,r,x} &= \sum_{h1=0}^{B-d} \sum_{c1=0}^{B-d-h1} \pi_{i+1,s}(h1, c1) + \sum_{h1=0}^{B-d+1 \leq h1+c1 \leq B-1} \sum_{c1=0}^B \\ \pi_{i+1,s}(h1, c1) &\left[\sum_{w_h=0}^{w_h+w_c \leq B-(h1+c1)-1} \sum_{w_c=0}^{d-1} \mu_1 \right. \\ & \left. + \sum_{w_h=0}^{B-(h1+c1) \leq w_h+w_c \leq d-1} \sum_{w_c=0}^{d-1} \mu_2 \frac{B-(h1+c1)}{w_h+w_c+1} \right], \end{aligned} \quad (6)$$

where

$$\mu_1 = \mu(a_{i+1,s} u_{i+1,s,hot}, d-1, w_h, w_c),$$

$$\mu_2 = \mu(a_{i+1,s} u_{i+1,s,hot}, d-1, w_h, w_c),$$

and s is type of the SE which should be considered at the next stage

$$s = \begin{cases} 1, & h = 1, \quad x = 1, \\ r+1, & r > 1 \vee (r = 1 \wedge x \neq 1) \end{cases},$$

where $\mu(a_{i,r}, u_{i,r,hot}, d, h, c)$ is the multinomial distribution of h and c from a total of d .

$$\mu(a_{i,r}, u_{i,r,hot}, d, h, c) = \frac{d!}{h!c!(d-h-c)!} \quad (7)$$

$$\times (a_{i,r} u_{i,r,hot})^h [a_{i,r} (1 - u_{i,r,hot})]^c (1 - a_{i,r})^{d-h-c}.$$

$\sigma_{i,r}(h1, c1, h2, c2)$ is calculated based on the knowledge we obtain from the state $(h2, c2)$. If there is still some room after the transition from state $(h1, c1)$ to $(h2, c2)$ has taken place, then it means that every cell which had been offered to the current SE has been accepted. If, however, after the transition, no buffer in the SE is empty ($h2 + c2 = B$), then there might have been some contention for a cell to enter the SE, and hence, a fraction of offered cells may have been accepted.

$$\alpha_{i,r}(h1, c1, h2, c2) = \begin{cases} \mu(a_{i,r}, u_{i,r,hot}, d, h2 - h1, c2 - c1), & h2 + c2 < B \\ \sum_{w_h=h2-h1}^{d-(c2-c1)} \sum_{w_c=c2-c1}^{d-w_h} \frac{\binom{w_h}{h2-h1} \binom{w_c}{c2-c1}}{\binom{w_h+w_c}{c2-c1+h2-h1}} u(a_{i,r}, u_{i,r,hot}, d, w_h, w_c), & h2 + c2 = B \end{cases} \quad (8)$$

$a_{i,r}$ of the first stage is simply ρ , the input load of the switch. In stages other than the first, $a_{i,r}$ depends on the state of the predecessor SE of an SE:

$$a_{i,r} = \begin{cases} \rho, & i = 1 \\ 1 - \sum_{j=0}^B \pi_{i-1,r}(0, j), & i > 1, \quad r = 1 \\ \sum_{l=1}^B \sum_{j=0}^{B-l} \pi_{i-1,r-1}(j, l) \left(1 - \frac{\gamma(s, d-2)}{\gamma(s, d-1)}\right), & i > 1, \quad r > 1 \end{cases} \quad (9)$$

$u_{i,r,j}$, the probability that a cell in a type r SE at stage i is destined to j th outlet of the SE, is determined by:

$$u_{i,r,j} = \frac{enum_{i,r,j}}{denom_{i,r}} \quad (10)$$

For the last stage, $enum_{k,r,j}$, the probability that a cell is referencing a hot or cold output is simply calculated by:

$$enum_{k,r,j} = \begin{cases} p_h, & r = 1 \wedge j = 1 \\ p_c, & (r = 1 \wedge j > 1) \vee r > 1 \end{cases} \quad (11)$$

For $i < k$, $enum_{i,r,j}$ is calculated recursively:

$$enum_{i,r,j} = \begin{cases} \sum_{h=1}^d enum_{i+1,r,h}, & r = 1 \wedge j = 1 \\ \sum_{h=1}^d enum_{i+1,r+1,h}, & r = 1 \wedge j > 1 \\ enum_{i+1,r,j}d, & r > 1 \end{cases} \quad (12)$$

$denom_{i,r}$ is the probability that any output of the Delta switch accessible from $SE_{i,r}$ is referenced by a cell inside that SE.

$$denom_{i,r} = \begin{cases} p_h + (d-1)p_c \sum_{h=i}^k d^{k-h}, & r = 1 \\ p_c d^{k-i+1}, & r > 1 \end{cases} \quad (13)$$

3. Performance evaluation

In steady state condition of the switch, the throughput and delay of various SEs can be computed. Throughput of the

hot outlet of an SE is equal to sum of all possible $\tau_{i,r}$ transitions from an initial state (h, c) to state $(h-1, c)$, as we have assumed that there is only one outlet (hot) through which hot cells can leave the SE:

$$\lambda_{i,r,hot} = \sum_{h1=1}^B \sum_{c1=0}^{B-h1} \pi_{i,r}(h1, c1) \sum_{c3=0}^{c1} \tau_{i,r}(h1, c1, h1-1, c3). \quad (14)$$

Similarly, we are able to calculate the throughput of each cold outlet of an SE by dividing the cumulative throughput of all cold outlets by $d-1$, as we have assumed that all cold outlets are equally likely:

$$\lambda_{i,r,cold} = \sum_{c1=1}^B \sum_{h1=0}^{B-c1} \pi_{i,r}(h1, c1) \times \sum_{h3=0}^{h1} \sum_{c3=\max(0, c1-d)}^{c1} c1 \frac{c1-c3}{d-1} \tau_{i,r}(h1, c1, h3, c3). \quad (15)$$

Summing the hot and cold throughputs of an SE, we obtain the overall throughput of that SE:

$$\lambda_{i,r} = \lambda_{i,r,hot} + (d-1)\lambda_{i,r,cold}. \quad (16)$$

Finally, the throughput of stage i is given by:

$$\Lambda_i = d^{k-i} \left[\lambda_{i,1} + (d-1) \sum_{r=2}^i \lambda_{i,r} d^{r-2} \right]. \quad (17)$$

Eq. (17) applies to all the stages including the first stage where Σ becomes irrelevant.

Delay of hot and cold outlets of an SE may be calculated using Little's law. As we assume that no cell loss occurs inside the switch, the input and output rate of an SE are the same. Thus, we can use throughput equations to calculate the delay. For the hot outlet we have:

$$w_{i,r,hot} = \frac{1}{\lambda_{i,r,hot}} \sum_{h=0}^B \sum_{c=0}^{B-h} h \pi_{i,r}(h, c), \quad (18)$$

$$w_{i,r,cold} = \frac{1}{(d-1)\lambda_{i,r,cold}} \sum_{h=0}^B \sum_{c=0}^{B-h} c \pi_{i,r}(h, c), \quad (19)$$

$$w_{i,r,av} = \frac{w_{i,r,hot} + (d-1)w_{i,r,cold}}{d}. \quad (20)$$

The average delay per stage is obtained by proportionally




Fig. 2. Normalized throughput versus ρ for $N = 256$, and $d = 2$.

adding all of the SE types of a stage, and dividing it by the number of SEs in each stage:

$$W_i = \frac{N}{d^i} \left[w_{i,1,av} + (d-1) \sum_{r=2}^i w_{i,r,av} d^{r-1} \right] \frac{1}{N/d}$$

$$= \frac{1}{d^{i-1}} \left[w_{i,1,av} + (d-1) \sum_{r=2}^i w_{i,r,av} d^{r-1} \right]. \quad (21)$$

4. Numerical results

In this section, we present results the normalized throughput, average delay, and cell loss probability of a Delta switch for $N = 256$, $d = 2$. The cell loss probability is given by the ratio of the cells dropped to the number of cells arriving at an input to the switch. It is obtained as a difference between the rate at which cells arrive at the input and the throughput of the switch.

The aforementioned performance parameters are




Fig. 3. Average delay versus ρ for $N = 256$, and $d = 2$.




Fig. 4. Cell loss versus ρ for $N = 256$, and $d = 2$.

illustrated in Figs. 2–4. The proposed model is accurate when the input load is small. When the input load is more than 0.4, the model is still accurate when buffer size is small ($B = 2$), and the hot spot value is more than 0.05. The model is optimistic for larger buffer sizes ($B = 4$), or smaller hot spot values, as it assumes that output addresses of the cells are independent of each other; whereas in reality, a blocked cell which attempts a particular outlet of an SE in the current cycle will definitely attempt the same outlet in the subsequent cycles, too. The probability of a cell being blocked increases as the input load increases, and so does the discrepancy between the results from the model and the simulation. The cell loss in a shared buffer MIN is very low when the B/d ratio is large, and the traffic is uniform. However, when a hot spot value is introduced into the switch, the cell loss increases sharply as the input load increases.

Although the throughput of the hot output of a switch increases sharply when the hot spot value increases, the overall throughput of the switch decreases due to the buffer monopolization effect caused by the hot traffic [14]. Increasing B/d may alleviate the monopolization effect inside the





Fig. 5. Normalized throughput versus B/d for $N = 64$.

Fig. 6. Average Delay versus B/d for $N = 64$.


switch under low hot spot values. However, due to the properties of the shared buffer switch, increasing B/d has little effect on improving the performance of the switch when hot spot traffic increases as shown in Fig. 5. The impact of increasing B/d on the delay under uniform and hot spot traffic is shown in Fig. 6.

The impact of hot spot probability on the performance of a shared buffer switch is illustrated in Fig. 7 for two different input loads. For large hot spot probabilities, the throughput drops significantly, almost regardless of the buffer size, as there is no mechanism to prevent buffer monopoly for the hot output incurred by the hot spot. Buffer monopolization in shared buffer switches can be minimized if a proper buffer management is utilized to limit the maximum number of buffers used by any outlet to some specified value.

5. Conclusion

We have developed an analytical model to study the performance of multistage ATM switches constructed using shared buffer switching elements. The model can be used to study the throughput, cell delay, cell loss probability and buffer requirements in such switches. It can be used by switch designers to study the effect of the different switch parameters on the performance, and optimize the cost/performance ratio of the switch. We also have compared the results obtained from the model and computer simulations, and they have been found to be in close agreement.

The model does not account for the correlation of cells in successive cycles. This allows a cell, which is blocked during a cycle to bypass the congested route, giving rise to a higher throughput than simulation. In reality, a blocked cell in an SE always hunts for the same outlet of the SE during successive cycles. The proposed model can be easily modified to handle local flow control and other topologies of multistage switches.

Fig. 7. Normalized throughput versus f_h for $N = 256$.

References

- [1] Y.-C. Jenq, Performance analysis of a packet switch based on single-buffered Banyan network, *IEEE Journal on Selected Areas in Communications* SAC-1 (6) (1983) 1014–1021.
- [2] T. Szymanski, S. Shaikh, Markov chain analysis of packet-switched Banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups, *IEEE INFOCOM '89*, Eighth Annual Joint Conference of the IEEE Computer and Communication Societies, ON, Canada, 25–27 April, 1989, pp. 960–971.
- [3] M. Atiquzzaman, M.S. Akhtar, Effect of non-uniform traffic on the performance of unbuffered multistage interconnection networks, *IEEE Proceedings-Computer and Digital Techniques* 141 (3) (1994) 169–176.
- [4] F.M. Chiussi, Y. Xia, V.P. Kumar, Performance of shared memory switches under multicase bursty traffic, *IEEE Journal on Selected Areas in Communications* 15 (3) (1997) 473–487.
- [5] S.F. Oktug, M.U. Caglayan, Design and performance evaluation of a banyan networks based interconnection structure for ATM switches, *IEEE Journal on Selected Areas in Communications* 15 (5) (1997) 807–816.
- [6] S. Singh, S. Fong, M. Atiquzzaman, An analytical model and performance analysis of shared buffer ATM switches under non-uniform traffic, *Computer Systems Science and Engineering* 12 (2) (1997) 125–137.
- [7] X. Chen, I. Lambadris, J.F. Hayes, Queueing analysis of ATM multicast switching models, *IEEE Transactions on Communications* 43 (12) (1995) 2886–2890.
- [8] Y. Sakurai, N. Ido, S. Gohara, N. Endo, Large-scale ATM multistage switching network with shared buffer memory switch, *IEEE Communications Magazine* (1991) 90–96.
- [9] J.S. Turner, Queueing analysis of buffered switching networks, 13th International Teletraffic Congress, Copenhagen, Denmark, June 1991, pp. 35–40.
- [10] A. Monterosso, A. Pattavina, Performance analysis of multistage interconnection networks with shared-buffered switching elements for ATM switching, *IEEE INFOCOM'92*, Conference on Computer Communications, Florence, Italy, 4–8 May, 1992, pp. 124–131.
- [11] M. Saleh, M. Atiquzzaman, Queueing analysis of shared buffer multistage switches for ATM networks, Tech. Rep. 4/94, La Trobe University, Melbourne, Department of Computer Science, March 1994.
- [12] G. Bianchi, J.S. Turner, Improved queueing analysis of shared buffer switching networks, *IEEE/ACM Transactions on Networking* 1 (4) (1993) 482–490.
- [13] S. Gianatti, A. Pattavina, Performance analysis of shared-buffered

Banyan networks under arbitrary traffic patterns, IEEE INFOCOM'93, Conference on Computer Communications, San Francisco, California, 1993, pp. 943–952.

- [14] M. Saleh, M. Atiquzzaman, Analysis of shared buffer multistage networks with hot spot, IEEE First International Conference on Algorithms and Architectures for Parallel Processing, Brisbane, Australia, 19–21 April 1995, pp. 799–808.

Mahmud Saleh received his Ph.D. from the Department of Computer Science and Computer Engineering at La Trobe University in 1996. His research interests are computer networks and Broadband ISDN.



Mohammed Atiquzzaman received the M.Sc and Ph.D. degrees in electrical engineering and electronics from the University of Manchester Institute of Science and Technology, UK. Currently he is faculty member in the department of Electrical & Computer Engineering at University of Dayton, OH, USA.

He is a senior editor of the *IEEE Communications Magazine* and also serves on the editorial boards of *Computer Communications* journal and

Telecommunications Systems journal. He has guest edited many special issues of various journals including special issues *Traffic Management and Switching for Multimedia* and *Optical Networks, Communication Systems and Devices* in the IEEE Communications Magazine, *ATM Switching* and *ATM Networks* of the International Journal of Computer Systems & Engineering, *Next Generation Internet* in the European Transactions on Telecommunications and *Enterprise Networking* of the Computer Communications journal. He has also served in the technical program committee of many national and international conferences including IEEE INFOCOM, IEEE Globecom and IEEE Annual Conference on Local Computer Networks.

His current research interests are in Broadband ISDN and ATM networks, multimedia over high speed networks and switching. He has over 90 refereed publications. He can be contacted at atiq@ieee.org and his home page is <http://www.engr.udayton.edu/faculty/matiquzz/>